

MICROPROCESSORS

A program stored in the memory provides instructions to the CPU to perform a specific action. This action can be a simple addition. It is function of the CPU to *fetch* the program instructions from the memory and *execute* them.

- The CPU contains a number of *registers* to store information inside the CPU temporarily. Registers inside the CPU can be 8-bit, 16-bit, 32-bit or even 64-bit depending on the CPU.
- The CPU also contains *Arithmetic and Logic Unit (ALU).* The ALU performs arithmetic (add, subtract, multiply, divide) and logic (AND, OR, NOT) functions.
- The CPU contains a program counter also known as the *Instruction Pointer* to point the address of the next instruction to be executed.
- **Instruction Decoder** is a kind of dictionary which is used to interpret the meaning of the instruction fetched into the CPU. Appropriate control signals are generated according to the meaning of the instruction. **2**

Instruction Set

The words of a computer's language are called instructions and the vocabulary of commands understood by a given architecture is called an instruction set. Common groups of instructions are:

- Arithmetic instructions
- Logical instructions
- Data transfer instructions
- Conditional branch instructions
- Unconditional jump instructions

RISC and CISC

- **Reduced instruction set computer (RISC)**
	- **n** means: small number of simple instructions
	- **example: MIPS**

Complex instruction set computers(CISC)

- **n** means: large number of instructions
- example: Intel's x86

7

RISC Principles

- All instructions are executed by hardware
- Maximize the rate at which instructions are issued
- Instructions should be easy to decode
- Only loads and stores should reference memory
- Provide plenty of registers

RISC vs. CISC

9

MIPS Microprocessor

MIPS (Microprocessor without Interlocked Pipelined Stages) is a family of reduced instruction set computer (RISC) instruction set architectures (ISA); developed by MIPS Computer Systems, now MIPS Technologies, based in the United States.

MIPS General-Purpose Registers

- 32 General Purpose Registers (GPRs)
	- \Diamond All registers are 32-bit wide in the MIPS 32-bit architecture
	- \Diamond Software defines names for registers to standardize their use
	- \Diamond Assembler can refer to registers by name or by number (\$ notation)

Special-Purpose Registers

-**PC** (Program Counter), points to the next instruction to be executed

-**Hi** :High result of multiplication and division operations

-**Lo** :Low result of multiplication and division operations

-**SR** (status): Status Register, Contains the interrupt mask and enable bits

-**CAUSE** : specifies what kind of interrupt or exception just happened.

-**EPC** : Exception PC, Contains the address of the instruction when the exception occurred.

-**Vaddr**: Bad Address Register, Contains the invalid memory address caused by load, store, or fetch.

Encoding MIPS Instructions

Examples:

From Assembly to Machine Code

Let's see an example of a R-format instruction, first as a combination of decimal numbers and then of binary numbers. Consider the instruction:

add \$t0, \$s1, \$s2

The op and funct fields in combination (0 and 32 in this case) tell that this instruction performs addition (add).

The rs and rt fields, registers \$s1 (17) and \$s2 (18), are the source operands, and the rd field, register \$to (8), is the destination operand.

The shamt field is unused in this instruction, so it is set to 0. **²²**

Pseudo-Instructions

Most assembler instructions represent machine instructions one-to-one. The assembler can also treat common variations of machine instructions as if they were instructions in their own right. Such instructions are called pseudoinstructions.

The hardware need not implement the pseudo-instructions, but their appearance in assembly language simplifies programming. Register \$at (assembler temporary) is reserved for this purpose.

Addressing Modes

MIPS addressing modes are:

- 1. Immediate addressing where the operand is a constant in the instruction itself
- 2. Register addressing where the operand is a register
- 3. Base or displacement addressing where the operand is at the memory location whose address is the sum of a register and a constant in the instruction
- 4. PC-relative addressing where the branch address is the sum of the PC with a constant in the instruction
- 5. Pseudo-direct addressing where the jump address is a constant in the instruction concatenated with the upper bits of the PC

Addressing Modes

Examples:

Byte--Addressable Memory

- **Each data byte has a unique address**
- Load/store words or single bytes: load byte (lb) and store byte (sb)
- Each 32-‐bit words has 4 bytes, so the word address increments by 4. **MIPS uses byte addressable memory**

Address Space

The MIPS address space is divided in four segments:

- Text, which contains the program code
- Data, which contains constants and global variables
- Heap, which contains memory dynamically allocated during runtime
- Stack, which contains temporary data for handling procedure calls

The heap and stack segments grow toward each other, thereby allowing the efficient use of memory as the two segments expand and shrink.

Pipelining

Pipelining: Basic Idea

- More systematically:
	- **Pipeline the execution of multiple instructions**
	- **Analogy: "Assembly line processing" of instructions**
- Idea:
	- Divide the instruction processing cycle into distinct "stages" of processing
	- **Ensure there are enough hardware resources to process one instruction in each stage**
	- **Process a different** instruction in each stage
		- **Instructions consecutive in program order are processed in consecutive stages**

Benefit: Increases instruction processing throughput (1/CPI)

39

Remember: The Instruction Processing Cycle

However, as we saw, not all instructions need all five steps.

Control Hazard

- Special case of data dependence: dependence on PC
- beq:
	- **Example 1** branch is not determined until the fourth stage of the pipeline
	- Instructions after the branch are fetched before branch is resolved
		- Always predict that the next sequential instruction is fetched
		- Called "Always not taken" prediction
	- **These instructions must be flushed if the branch is taken**
- **Branch misprediction penalty**
	- **number of instructions flushed when branch is taken**
	- **May be reduced by determining branch earlier**

How Can You Handle Data Hazards?

- **Insert "NOP"s (No OPeration) in code at compile time**
- **Rearrange code at compile time**
- **Forward data at run time**
- **Stall the processor at run time**

Data Forwarding/Bypassing

- Problem: A consumer (dependent) instruction has to wait in decode stage until the producer instruction writes its value in the register file
- Goal: We do not want to stall the pipeline unnecessarily
- Observation: The data value needed by the consumer instruction can be supplied directly from a later stage in the pipeline (instead of only from the register file)
- Idea: Add additional dependence check logic and data forwarding paths (buses) to supply the producer's value to the consumer right after the valúe is availáble
- Benefit: Consumer can move in the pipeline until the point the value can be supplied \rightarrow less stalling

