

# MICROPROCESSORS

A program stored in the memory provides instructions to the CPU to perform a specific action. This action can be a simple addition. It is function of the CPU to *fetch* the program instructions from the memory and *execute* them.

- The CPU contains a number of *registers* to store information inside the CPU temporarily. Registers inside the CPU can be 8-bit, 16-bit, 32-bit or even 64-bit depending on the CPU.
- The CPU also contains *Arithmetic and Logic Unit (ALU)*. The ALU performs arithmetic (add, subtract, multiply, divide) and logic (AND, OR, NOT) functions.
- The CPU contains a program counter also known as the *Instruction Pointer* to point the address of the next instruction to be executed.
- *Instruction Decoder* is a kind of dictionary which is used to interpret the meaning of the instruction fetched into the CPU. Appropriate control signals are generated according to the meaning of the instruction.









# Instruction Set

The words of a computer's language are called instructions and the vocabulary of commands understood by a given architecture is called an instruction set. Common groups of instructions are:

- Arithmetic instructions
- Logical instructions
- Data transfer instructions
- Conditional branch instructions
- Unconditional jump instructions

# **RISC and CISC**

- Reduced instruction set computer (RISC)
  - means: small number of simple instructions
  - example: MIPS

#### **Complex instruction set computers (CISC)**

- means: large number of instructions
- example: Intel's x86

## **RISC Principles**

- All instructions are executed by hardware
- Maximize the rate at which instructions are issued
- Instructions should be easy to decode
- Only loads and stores should reference memory
- Provide plenty of registers

# RISC vs. CISC

CISC	RISC
Emphasis on hardware	Emphasis on software
Multiple instruction sizes and formats	Instructions of same set with few formats
Less registers	Uses more registers
More addressing modes	Fewer addressing modes
Extensive use of microprogramming	Complexity in compiler
Instructions take a varying amount of cycle time	Instructions take one cycle time
Pipelining is difficult	Pipelining is easy

10

## **MIPS Microprocessor**

MIPS (Microprocessor without Interlocked Pipelined Stages) is a family of reduced instruction set computer (RISC) instruction set architectures (ISA); developed by MIPS Computer Systems, now MIPS Technologies, based in the United States.

11





## **MIPS General-Purpose Registers**

- ✤ 32 General Purpose Registers (GPRs)
  - ♦ All registers are 32-bit wide in the MIPS 32-bit architecture
  - ♦ Software defines names for registers to standardize their use
  - ♦ Assembler can refer to registers by name or by number (\$ notation)

Name	Register	Usage				
\$zero	\$0	Always 0	(forced by hardware)			
\$at	\$1	Reserved for assemble	er use			
\$v0 - \$v1	\$2 - \$3	Result values of a function				
\$a0 - \$a3	\$4 - \$7	Arguments of a function				
\$t0 - \$t7	\$8 - \$15	Temporary Values				
\$s0 - \$s7	\$16 - \$23	Saved registers	(preserved across call)			
\$t8 - \$t9	\$24 - \$25	More temporaries				
\$k0 - \$k1	\$26 - \$27	Reserved for OS kernel				
\$gp	\$28	Global pointer	(points to global data)			
\$sp	\$29	Stack pointer	(points to top of stack)	_		
\$fp	\$30	Frame pointer	(points to stack frame)	14		
\$ra	\$31	Return address	(used by jal for function call)			

## **Special-Purpose Registers**

-PC (Program Counter), points to the next instruction to be executed

-Hi :High result of multiplication and division operations

-Lo :Low result of multiplication and division operations

-SR (status): Status Register, Contains the interrupt mask and enable bits

-CAUSE : specifies what kind of interrupt or exception just happened.

-EPC : Exception PC, Contains the address of the instruction when the exception occurred.

-Vaddr: Bad Address Register, Contains the invalid memory address caused by load, store, or fetch.



R-Type Instruction Format								
	Op <sup>6</sup>	Rs⁵	Rt⁵	Rd⁵	shamt⁵	funct <sup>6</sup>		
> Op	: operation code	(opcode)						
♦ Specifies the operation of the instruction								
Also specifies the format of the instruction								
funct: function code – extends the opcode								
$\diamond$ Up to 2 <sup>6</sup> = 64 functions can be defined for the same opcode								
MIPS uses opcode 0 to define many R-type instructions								
▶ Th	ree Register Ope	rands (commo	on to many ins	tructions)				
\$	Rs, Rt: first and second source operands							
\$	Rd: destination	operand						
\$	shamt: the shift	t amount use	d by shift instru	uctions				

	Field Op	pcode						
	000	001	010	011	100	101	110	111
000	SPECIAL	BCOND	J	JAL	BEQ	BNE	BLEZ	BGTZ
001	ADDI	ADDIU	SLTI	SLTIU	ANDI	ORI	XORI	LUI
010	COPRO							
011			1			1		
100	LB	LH		LW	LBU	LHU		
101	S8	ян		SW				
110		1				1		
111								



# **Encoding MIPS Instructions**

#### **Examples:**

🛅 Te	Text Segment									
Bkpt	Address	Code	Basic	Source						
	0x00400000	0x3c011001	lui \$1,4097	4: lw \$t1, x						
	0x00400004	0x8c290000	lw \$9,0(\$1)							
	0x00400008	0x20010001	addi \$1,\$0,1	5: subi \$t2,\$t1,1						
	0x0040000c	0x01215022	sub \$10,\$9,\$1							
	0x00400010	0x3c011001	lui \$1,4097	6: sw \$t2, x						
	0x00400014	0xac2a0000	sw \$10,0(\$1)							

I	Examples	s:				
Te	xt Seament					
Bknt		Code	Rasin		90	
Ditpt	/////000	0000				uice
	0x00400000	0x3c010001 1	11 \$1,1	4: 1	ui și,i	
	0x00400004	0x24090005 ac	ldiu \$9,\$0,5	5:	li \$t1,5	
To	vt Segment					
Bkpt	Address	Code	Basic			Source
	0x00400000	0x24090005	addiu \$9,\$0,5		4: li \$t1,5	
	0x00400004	0x240a0006	addiu \$10,\$0,6		5: li \$t2,6	
	0x00400008	0x012a5820	add \$11,\$9,\$10		6: add \$t3,\$t1,\$t2	

# From Assembly to Machine Code

Let's see an example of a R-format instruction, first as a combination of decimal numbers and then of binary numbers. Consider the instruction:

add \$t0, \$s1, \$s2

The op and funct fields in combination (0 and 32 in this case) tell that this instruction performs addition (add).

The rs and rt fields, registers  $s_1(17)$  and  $s_2(18)$ , are the source operands, and the rd field, register  $s_0$ , is the destination operand.

The shamt field is unused in this instruction, so it is set to o.





Most assembler instructions represent machine instructions one-to-one. The assembler can also treat common variations of machine instructions as if they were instructions in their own right. Such instructions are called pseudo-instructions.

The hardware need not implement the pseudo-instructions, but their appearance in assembly language simplifies programming. Register \$at (assembler temporary) is reserved for this purpose.

blt \$s1, \$s2, L	slt \$at, \$s1, \$s2
	bne \$at, \$zero, L
li \$s1, 20	addiu \$s1, \$zero, 20
move \$t0, \$t1	addu \$to, \$zero, \$t1

# **Addressing Modes**

#### MIPS addressing modes are:

- **1.** Immediate addressing where the operand is a constant in the instruction itself
- 2. Register addressing where the operand is a register
- **3.** Base or displacement addressing where the operand is at the memory location whose address is the sum of a register and a constant in the instruction
- 4. PC-relative addressing where the branch address is the sum of the PC with a constant in the instruction
- 5. Pseudo-direct addressing where the jump address is a constant in the instruction concatenated with the upper bits of the PC

1. Im	imedi	ate ao	ddressing	I		
ор	rs	rt	Immediate			
2. Re	gister	r addr	essing			
ор	rs	rt	rd funct		Registers	
					Register	
3. Ba	ase a	ddres	sing			
ор	rs	rt	Address		Memory	
		Reg	ister	+	Byte Halfword	Word
				<b>↑</b>		













# Addressing Modes

#### Examples:

Address	Code	Basic		Source	
0x00400000	0x3c011001	lui \$1,4097	5:	la \$tO, vars	
0x00400004	0x34280000	ori \$8,\$1,0			
0x00400008	0x8d090000	lw \$9,0(\$8)	6:	lw \$t1, 0(\$t0)	
0x0040000c	0x8d0a0004	lw \$10,4(\$8)	7:	lw \$t2, 4(\$t0)	
0x00400010	0x012a082a	slt \$1,\$9,\$10	8: saut	: bge \$tl, \$t2, exit	
0x00400014	0x10200005	beq \$1,\$0,5			
0x00400018	0x00092021	addu \$4,\$0,\$9	9:	move \$a0, \$tl	
0x0040001c	0x24020001	addiu \$2,\$0,1	10:	li \$v0, l	
0x00400020	0x0000000c	syscall	11:	syscall	
0x00400024	0x21290001	addi \$9,\$9,1	12:	addi \$tl, \$tl, l	
0x00400028	0x08100004	j 0x00400010	13:	j saut	
0x0040002c	0x2402000a	addiu \$2,\$0,10	14: exit	∷ li \$v0, l0	
0x00400030	0x0000000c	syscall	15:	syscall	

## **Byte--Addressable Memory**

- Each data byte has a unique address
- Load/store words or single bytes: load byte (lb) and store byte (sb)
- Each 32--bit words has 4 bytes, so the word address increments by 4. MIPS uses byte addressable memory



# Address Space

The MIPS address space is divided in four segments:

- Text, which contains the program code
- Data, which contains constants and global variables
- Heap, which contains memory dynamically allocated during runtime
- Stack, which contains temporary data for handling procedure calls

The heap and stack segments grow toward each other, thereby allowing the efficient use of memory as the two segments expand and shrink.



Exa	mple Pro	gram: Exec	utable
xecutable file header	Text Size	Data Size	
	0x34 (52 bytes)	0xC (12 bytes)	
Text segment	Address	Instruction	
	0x00400000	0x23BDFFFC	
	0x00400004	0xAFBF0000	
	0x00400008	0x20040002	
	0x0040000C	0xAF848000	
	0x00400010	0x20050003	
	0x00400014	0xAF858004	
	0x00400018	0x0C10000B	
	0x0040001C	0xAF828008	
	0x00400020	0x8FBF0000	
	0x00400024	0x23BD0004	+
	0x00400028	0x03E00008	
	0x0040002C	0x00851020	
	0x00400030	0x03E0008	
Data segment	Address	Data	
	0x1000000	fgy	
	0x10000004		
	0x1000008		



# Pipelining

# **Pipelining: Basic Idea**

- More systematically:
  - Pipeline the execution of multiple instructions
  - Analogy: "Assembly line processing" of instructions
- Idea:
  - Divide the instruction processing cycle into distinct "stages" of processing
  - Ensure there are enough hardware resources to process one instruction in each stage
  - Process a different instruction in each stage
    - Instructions consecutive in program order are processed in consecutive stages
- Benefit: Increases instruction processing throughput (1/CPI)







Executing a MIPS	Sinstru	uction can take up to five steps.
Step	Name	Description
Instruction Fetch	IF	Read an instruction from memory.
Instruction Decode	ID	Read source registers and generate control signals.
Execute	EX	Compute an R-type result or a branch outcome
Memory	MEM	Read or write the data memory.
Writeback	WB	Store a result in the destination register.

# Pipelining and ISA Design MIPS ISA designed for pipelining All instructions are 32-bits Easier to fetch in one cycle Few and regular instruction formats Can decode and read registers in one step Load/store addressing Can calculate address in 3<sup>rd</sup> stage, access memory in 4<sup>th</sup> stage Alignment of memory operands Memory access takes only one cycle

#### Remember: The Instruction Processing Cycle

#### However, as we saw, not all instructions need all five steps.

Instruction		Steps required							
beq	IF	ID	EX						
R-type	IF	ID	EX		WB				
SW	IF	ID	EX	MEM					
lw	IF	ID	EX	MEM	WB				





#### 











# **Control Hazard**

- Special case of data dependence: dependence on PC
- beq:
  - branch is not determined until the fourth stage of the pipeline
  - Instructions after the branch are fetched before branch is resolved
    - Always predict that the next sequential instruction is fetched
    - Called "Always not taken" prediction
  - These instructions must be flushed if the branch is taken
- Branch misprediction penalty
  - number of instructions flushed when branch is taken
  - May be reduced by determining branch earlier





### How Can You Handle Data Hazards?

- Insert "NOP"s (No OPeration) in code at compile time
- Rearrange code at compile time
- Forward data at run time
- Stall the processor at run time

## Data Forwarding/Bypassing

- Problem: A consumer (dependent) instruction has to wait in decode stage until the producer instruction writes its value in the register file
- Goal: We do not want to stall the pipeline unnecessarily
- Observation: The data value needed by the consumer instruction can be supplied directly from a later stage in the pipeline (instead of only from the register file)
- Idea: Add additional dependence check logic and data forwarding paths (buses) to supply the producer's value to the consumer right after the value is available
- ${\sc \ }$  Benefit: Consumer can move in the pipeline until the point the value can be supplied  $\rightarrow$  less stalling









