# Correcting directed works N°. 02

Exercice: 1. Adder/Subtractor..

*1*. The circuit that performs subtraction 1 bit by 1 bit (half-subtractor)

A	B	S	R	$S = A \oplus B$ $R = \overline{A}.B$
0	0	0	0	
0	1	1	1	
1	0	1	0	
1	1	0	0	

2. The half-adder/subtractor.



3. The full adder/subtractor 1 bit by 1 bit with input carry.

С	$R_E$	A	В	S	R
0	0	0	0	0	0
0	0	0	1	1	0
0	0	1	0	1	0
0	0	1	1	0	1
0	1	0	0	1	0
0	1	0	1	0	1
0	1	1	0	0	1
0	1	1	1	1	1
1	0	0	0	0	0
1	0	0	1	1	1
1	0	1	0	1	0
1	0	1	1	0	0
1	1	0	0	1	1
1	1	0	1	0	1
1	1	1	0	0	0
1	1	1	1	1	1





4. The logical diagram of a 4-bit by 4-bit adder/subtractor.



### **Exercice** 2. Multiplier.

1. The circuit that performs 1-bit by 1-bit multiplication.



2. The 2-bit by 2-bit multiplier.

A1	A0	B1	BO	P3	P2	P1	PO
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0
0	0	1	0	0	0	0	0
0	0	1	1	0	0	0	0
0	1	0	0	0	0	0	0
0	1	0	1	0	0	0	1
0	1	1	0	0	0	1	0
0	1	1	1	0	0	1	1
1	0	0	0	0	0	0	0
1	0	0	1	0	0	1	0
1	0	1	0	0	1	0	0
1	0	1	1	0	1	1	0
1	1	0	0	0	0	0	0
1	1	0	1	0	0	1	1
1	1	1	0	0	1	1	0
1	1	1	1	1	0	0	1

3. The 2-bit by 2-bit multiplier constructed from 1-bit by 1-bit multipliers of half-adders.



### Exercise 3. Comparator

1. The circuit that performs 1-bit by 1-bit comparison

					$E = A.B + A.B = A \oplus B$
A	В	E	S	<b>   </b>	$S = A.\overline{B}$ $I = \overline{A}.B$
0	0	1	0	0	
0	1	0	0	1	
1	0	0	1	0	
1	1	1	0	0	

2. The 2-bit comparator using 1-bit comparators and logical gates.7

 $E = 1 \Longrightarrow A = B \Longrightarrow (A_1 = B_1)et(A_0 = B_0) \Longrightarrow E = E_1E_0$   $S = 1 \Longrightarrow A > B \Longrightarrow (A_1 > B_1)ou[(A_1 = B_1)et(A_0 > B_0)] \Longrightarrow S = S_1 + E_1S_0$  $I = 1 \Longrightarrow A < B \Longrightarrow (A_1 < B_1)ou[(A_1 = B_1)et(A_0 < B_0)] \Longrightarrow S = I_1 + E_1I_0$ 



3. The logical diagram of a 3-bit comparator.

$$E = 1 \Rightarrow A = B \Rightarrow (A_2 = B_2)et(A_1A_0 = B_1B_0) \Rightarrow E = E_2E_{10}$$
  

$$S = 1 \Rightarrow A > B \Rightarrow (A_2 > B_2)ou[(A_2 = B_2)et(A_1A_0 > B_1B_0)] \Rightarrow S = S_2 + E_2S_{10}$$
  

$$I = 1 \Rightarrow A < B \Rightarrow (A_2 < B_2)ou[(A_2 = B_2)et(A_1A_0 < B_1B_0)] \Rightarrow S = I_2 + E_2I_{10}$$



#### Exercise04 :

 We notice that MAJ (A, B, C) = 1 for combinations 3, 5, 6, 7. We write the function specified in what is called numeric form: MAJ=Σ(3,5,6,7), Union of states 3, 5, 6, 7.

The truth table									
Combinaison	А	В	С	S=MAJ(A, B, C)	Minterm	Maxterm			
0	0	0	0	0	ĀBC	A+B+C			
1	0	0	1	0	ĀBC	A+B+C			
2	0	1	0	0	ĀBC	A+B+C			
3	0	1	1	1	<b>Ā</b> B C	$A + \overline{B} + \overline{C}$			
4	1	0	0	0	$A \overline{B} \overline{C}$	A+B+C			
5	1	0	1	1	ABC	$\overline{A}+B+\overline{C}$			
6	1	1	0	1	$A B \overline{C}$	Ā+B+C			
7	1	1	1	1	ABC	$\overline{A} + \overline{B} + \overline{C}$			

• Function majority M using a decoder and logic gates



$$F(A,B,C) = \sum (0,4,5,7)$$



#### Exercise 5 :

The multiplexer has two control inputs A and B to select one of the four inputs D0, D1, D2, or D3. The selected input carries an index corresponding to the combination of the control inputs. This is translated in the following table

selection	selection input					
В	А					
0	0	Do				
0	1	D1				
1	0	D2				
1	1	D3				

The equation for the output S can thus be written as follows:

 $\overline{B}.\overline{A}.D0 + \overline{B}.A.D1 + B.\overline{A}.D2 + B.A.D3$ 

Consider the following logic diagram:



## **Additional exercises:**

#### Exercise 6 :

1. **7-segment display**. The circuit for displaying hexadecimal digits.

0 1 2 3 4 5 6 7 8 9 A B C D E F 0 123456789AbCdEF

Х	Y	Z	W	A	в	С	D	Ε	F	G
0	0	0	0	1	1	1	1	1	1	0
)	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	1	0	0	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	0	1	1
1	0	1	0	1	1	1	0	1	1	1
1	0	1	1	0	0	1	1	1	1	1
1	1	0	0	1	0	0	1	1	1	0
1	1	0	1	0	1	1	1	1	0	1
1	1	1	0	1	0	0	1	1	1	1
1	1	1	1	1	0	0	0	1	1	1

 $A = \overline{X}.Z + Y.Z + X.\overline{W} + X.\overline{Y}.\overline{Z} + \overline{X}.Y.W + \overline{Y}.\overline{W} + X.\overline{Y}.\overline{Z} + \overline{X}.Y.W + \overline{Y}.\overline{W}$   $B = \overline{X}.\overline{Y} + \overline{Y}.\overline{W} + \overline{X}.\overline{Z}.\overline{W} + \overline{X}.\overline{Z}.W + X.\overline{Z}.W$   $C = \overline{X}.\overline{Z} + \overline{X}.W + \overline{X}.Y + X.\overline{Y} + \overline{X}.\overline{Y} + \overline{Z}.W$   $D = X.\overline{Z} + \overline{Y}.Z.\overline{W} + \overline{X}.\overline{Y}.\overline{W} + \overline{Y}.Z.W + Y.\overline{Z}.W$   $E = Z.\overline{W} + X.Y + X.Z + \overline{Y}.\overline{W}$   $F = \overline{Z}.\overline{W} + \overline{X}.Y.\overline{Z} + Y.\overline{W} + X.Z + X.\overline{Y}$   $G = \overline{X}.Y.\overline{Z} + \overline{Y}.Z + Z.\overline{W} + X.W + X.\overline{Y}$ 

- 2. Logical functions with multiplexers.
- 1. The majority function of 4 and 5 variables using a multiplexer (16x1)

Α	В	C	D	м
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1



For the 5-variable multiplexer, the majority function occurs when, if we consider the function with only 4 variables where the number of 0s equals the number of 1s, the fifth variable makes the difference. That's why we take the latter and put it in the selection. 2. Implementation of the following functions using an 8x1 multiplexer.



3. Implementation of an 8x1 multiplexer and a 1x8 demultiplexer using 4x1 and 2x1 multiplexers, and 1x4 and 1x2 demultiplexers.



**Exercise 7**. Logical functions with decoders.

1. Full adder with binary decoders (3x8).



2. Implementation of the following functions using decoders (1x2), (2x4), and (3x8) and logical gates.



3. Implementation of the following functions using a suitable decoder and logical gates.

