Machine Structure 02 Chapter 01-part-02 Combinatorial Circuits

- **Demultiplexers**
• Demultiplexer: It plays the reverse role of a
multiplexer; it allows for passing information to
one of the outputs based on the values of the multiplexer; it allows for passing information to one of the outputs based on the values of the control inputs. It has:
- One single input
- 2ⁿ outputs
- N selection inputs (controls)

- **•** Definition: A demultiplexers
• Definition: A demultiplexer is a combinational logic
circuit that has a $\underline{\mathbf{1}}$ single input, $\underline{\mathbf{n}}$ control inputs, and
 $\underline{\mathbf{2}^n}$ outputs. It allows routing the value of th circuit that has a 1 single input, **n** control inputs, and 2ⁿ outputs, It allows routing the value of the input line to the output line indicated by its control inputs. **• Definition:** A demultiplexer is a combination
circuit that has a $\frac{1}{2}$ single input, **n** control inp
 $\frac{2^n}{n}$ outputs, It allows routing the value of the
to the output line indicated by its control inp
• Circuit
-

- **•** Definition: A demultiplexers
• Definition: A demultiplexer is a combinational logic
circuit that has a $\frac{1}{2}$ single input, $\frac{n}{2}$ control inputs, and
 $\frac{2^n}{2}$ outputs. It allows routing the value of the input circuit that has a 1 single input, **n** control inputs, and 2ⁿ outputs, It allows routing the value of the input line to the output line indicated by its control inputs. **•** Definition: A demultiplexers
• Definition: A demultiplexer is a comb
• circuit that has a $\frac{1}{2}$ single input, $\frac{n}{2}$ cont
 $\frac{2^n}{2^n}$ outputs, It allows routing the value
to the output line indicated by its cont
-

- **•** Definition: A demultiplexers
• Definition: A demultiplexer is a combinational logic
circuit that has a $\frac{1}{2}$ single input, $\frac{n}{2}$ control inputs, and
 $\frac{2^n}{2}$ outputs. It allows routing the value of the input circuit that has a 1 single input, n control inputs, and 2ⁿ outputs, It allows routing the value of the input line to the output line indicated by its control inputs. **•** Definition: A demultiplexers
• Definition: A demultiplexer is a comb
• circuit that has a $\frac{1}{2}$ single input, $\frac{n}{2}$ cont
 $\frac{2^n}{2^n}$ outputs, It allows routing the value
to the output line indicated by its cont
-

The truth table

Logical Fonctions

- $S_0 = \overline{C_2} \cdot \overline{C_1} \cdot \overline{C_0} \cdot E$
- $S_1 = \overline{C_2} \cdot \overline{C_1} \cdot C_0 \cdot E$
- $S_2 = \overline{C_2} \cdot C_1 \cdot \overline{C_0} \cdot E$
- $S_3 = \overline{C_2}$, C_1 , C_0 , E
- $S_4 = C_2 \cdot \overline{C_1} \cdot \overline{C_0} \cdot E$
- $S_5 = C_2 \cdot \overline{C_1} \cdot C_0 \cdot E$
- $S_6 = C_2.C_1.\overline{C_0}.E$
- $S_7 = C_2.C_1.C_0.E$

Logical Fonctions

- $S_0 = \overline{C_2} \cdot \overline{C_1} \cdot \overline{C_0} \cdot E$
- $S_1 = \overline{C_2} \cdot \overline{C_1} \cdot C_0 \cdot E$
- $S_2 = \overline{C_2} \cdot C_1 \cdot \overline{C_0} \cdot E$
- $S_3 = \overline{C_2}$, C_1 , C_0 , E
- $S_4 = C_2 \cdot \overline{C_1} \cdot \overline{C_0} \cdot E$
- $S_5 = C_2 \cdot \overline{C_1} \cdot C_0 \cdot E$
- $S_6 = C_2.C_1.\overline{C_0}.E$

 $S_7 = C_2.C_1.C_0.E$

The circuit diagram

Demultiplexers $1\rightarrow 4$

Exers $1 \rightarrow 4$
• Implementing a demultiplexer circuit. $1 \rightarrow 4$ demultiplexer circuit. $1\rightarrow 4$

Demultiplexers $1\rightarrow 4$

 $S3 = C1.C0.(I)$ $S2 = C1.C0.(I)$ $S1 = C1.C0.(I)$ $S0 = C1.C0.(I)$

Definition: A n-bit decoder is a combinational logic circuit with $\underline{\mathbf{n}}$ inputs and $\underline{\mathbf{2}}$ outputs. It enables the activation of the output line corresponding to the binary code present at the input.

It is a combinational circuit composed of:

- **N**: data inputs
- 2ⁿ: outputs
- **EXECUTE:**
 EXECUTE: Hence is a combinational circuit composed of:

 \underline{N} : data inputs

 $\underline{2^n}$: outputs

 For <u>each input</u> combination, <u>only one output</u> is

active at a time. active at a time.

Exemple: A decoder $3\rightarrow 8$

Binary Decoder
• Decoder with Enable Input Most decoders will have
an enable input (EN).
This input enables the energian of the decoder an enable input (EN). **•** Decoder with Enable Input Most decoder
an enable input (EN).
This input enables the operation of the deco
• If $\underline{EN} = 0$, all outputs are set to 0.
• If $\underline{EN} = 1$, the decoder operates normally

This input enables the operation of the decoder.

-
- Decoder with Enable Input Most decoders will have an enable input (EN).
This input enables the operation of the decoder.
• If <u>EN = 0</u>, all outputs are set to 0.
• If <u>EN = 1</u>, the decoder operates normally.
We can also We can also have: an inverted control signal (EN). \overline{A} $\overline{}$ B \circ $\qquad \qquad$ \qquad \circ

Exemple: Un decoder $3\rightarrow 8$

S₀ and the set of the S1 and the state of S2 S3 and the state of S4 and the state of the sta S5² S5² S5² S6^c and the set of the S7 and the state of the sta

Circuit synthesis (3x8 decoder).

The truth table

$$
S_3 = \overline{A} \cdot B \cdot C
$$

$$
S_4 = A.B.C
$$

$$
S_5 = A . \overline{B} . C
$$

$$
S_6 = A . B . \overline{C}
$$

$$
S_7 = A.B.C
$$

Logical expression $S_0 = \overline{A} \cdot \overline{B} \cdot \overline{C}$ $S_1 = \overline{A} \cdot \overline{B} \cdot C$ $S_2 = \overline{A} \cdot B \cdot C$ $S_3 = \overline{A}$.B.C $S_4 = A \cdot \overline{B} \cdot \overline{C}$ $S_5 = A \cdot \overline{B} \cdot C$ $S_6 = A.B.\overline{C}$ $S_7 = A.B.C$

The diagram circuit.

22

$2\rightarrow 4$ decoder with enable signal.

 $S_3 = (A.B).V$

Logical Functions via Decoders:
• It is also possible to generate arbitrary logical
functions using decoders and basic logic gates.
Simply connect the variables of the function to be functions using decoders and basic logic gates. Simply connect the variables of the function to be generated to the inputs of the decoder and connect the outputs corresponding to the different minterms of the function to the inputs of one or more basic logic gates.

- •Example 1:
- •Implement the function: $F(A, B, C) = \overline{B}C + \overline{A}B$
- •using an 8x1 decoder.

 $F(A, B, C) = \overline{B} C + \overline{A} B$ Example 1: Implement the function using an 8x1 decoder.

 $F(A, B, C) = \overline{B} C + \overline{A} B$

 $F(A, B, C) = \overline{B} C + \overline{A} B$ Example 1: Implement the function using an 8x1 decoder.

 $F(A, B, C) = \overline{B} C + \overline{A} B$ $F(A, B, C) = \overline{B} C (A + \overline{A}) + \overline{A} B (C + \overline{C})$

 $F(A, B, C) = \overline{B} C + \overline{A} B$ Example 1: Implement the function using an 8x1 decoder.

 $F(A, B, C) = \overline{B} C + \overline{A} B$ $F(A, B, C) = \overline{B} C (A + \overline{A}) + \overline{A} B (C + \overline{C})$ $F(A, B, C) = (\overline{A}\overline{B}C + A\overline{B}C) + (\overline{A}B\overline{C} + \overline{A}BC)$

$$
F(A, B, C) = \overline{B}C + \overline{A}B
$$

\n
$$
F(A, B, C) = \overline{B}C(A + \overline{A}) + \overline{A}B(C + \overline{C})
$$

\n
$$
F(A, B, C) = (\overline{A}\overline{B}C + A\overline{B}C) + (\overline{A}B\overline{C} + \overline{A}BC)
$$

\n
$$
F(A, B, C) = \overline{A}\overline{B}C + \overline{A}B\overline{C} + \overline{A}BC + A\overline{B}C
$$

$$
F(A, B, C) = \overline{B}C + \overline{A}B
$$

\n
$$
F(A, B, C) = \overline{B}C(A + \overline{A}) + \overline{A}B(C + \overline{C})
$$

\n
$$
F(A, B, C) = (\overline{A}\overline{B}C + A\overline{B}C) + (\overline{A}B\overline{C} + \overline{A}BC)
$$

\n
$$
F(A, B, C) = \overline{A}\overline{B}C + \overline{A}B\overline{C} + \overline{A}BC + A\overline{B}C
$$

$$
F(A, B, C) = \overline{B}C + \overline{A}B
$$

\n
$$
F(A, B, C) = \overline{B}C(A + \overline{A}) + \overline{A}B(C + \overline{C})
$$

\n
$$
F(A, B, C) = (\overline{A}\overline{B}C + A\overline{B}C) + (\overline{A}B\overline{C} + \overline{A}BC)
$$

\n
$$
F(A, B, C) = \overline{A}\overline{B}C + \overline{A}B\overline{C} + \overline{A}BC + A\overline{B}C
$$

$$
F(A, B, C) = \overline{B}C + \overline{A}B
$$

\n
$$
F(A, B, C) = \overline{B}C(A + \overline{A}) + \overline{A}B(C + \overline{C})
$$

\n
$$
F(A, B, C) = (\overline{A}\overline{B}C + A\overline{B}C) + (\overline{A}B\overline{C} + \overline{A}BC)
$$

\n
$$
F(A, B, C) = \overline{A}\overline{B}C + \overline{A}B\overline{C} + \overline{A}BC + A\overline{B}C
$$

$$
F(A, B, C) = \overline{B}C + \overline{A}B
$$

\n
$$
F(A, B, C) = \overline{B}C(A + \overline{A}) + \overline{A}B(C + \overline{C})
$$

\n
$$
F(A, B, C) = (\overline{A}\overline{B}C + A\overline{B}C) + (\overline{A}B\overline{C} + \overline{A}BC)
$$

\n
$$
F(A, B, C) = \overline{A}\overline{B}C + \overline{A}B\overline{C} + \overline{A}BC + A\overline{B}C
$$

Implementation of a <u>full adder</u> with 3 \rightarrow 8 binary decoders.

 $\frac{1}{10}$ full adder with
decoders.
 $\begin{array}{c|c|c|c|c} \hline \textbf{A}_i & \textbf{B}_i & \textbf{R}_{i-1} & \textbf{R}_i & \textbf{S}_i \ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} \ \hline \textbf{0} & \textbf{0} & \textbf{1} & \textbf{0} & \textbf{1} \ \hline \textbf{0} & \textbf{1} & \textbf{0} & \textbf{0} & \textbf{1} \ \hline \textbf{0$ a <u>full adder</u> with

decoders.
 $\overline{A_i}$ $\overline{B_i}$ $\overline{R_{i-1}}$ $\overline{R_i}$ $\overline{S_i}$
 $\overline{0}$ $\overline{0}$ $\overline{0}$ $\overline{0}$ $\overline{0}$ $\overline{0}$ $\overline{1}$ $\overline{0}$ $\overline{0}$ $\overline{1}$
 $\overline{0}$ $\overline{1}$ $\overline{0}$ $\overline{0}$ $\overline{1}$ a <u>full adder</u> with

decoders.
 A_i B_i R_{i-1} R_i S_i

0 0 0 0 0 0

0 1 0 1

0 1 0 0 1

0 1 0 0 1 **decoders.**
 A_i B_i R<sub>_{i-1} R_i **S_i**

0 0 0 0 0 0

0 0 1 0 0 1

0 1 1 1 0 0 1

1 0 0 0 1</sub> $\begin{array}{c|ccccc}\n\textbf{A}_i & \textbf{B}_i & \textbf{R}_{i-1} & \textbf{R}_i & \textbf{S}_i \\
\hline\n0 & 0 & 0 & 0 & 0 & 0 \\
\hline\n0 & 0 & 1 & 0 & 1 & 0 \\
\hline\n0 & 1 & 1 & 1 & 0 & 0 \\
\hline\n1 & 0 & 0 & 0 & 1 & 1 \\
\hline\n1 & 0 & 1 & 1 & 0 & 0 \\
\hline\n1 & 1 & 0 & 1 & 1 & 0\n\end{array}$ $\begin{array}{|c|c|c|c|c|c|}\hline \textbf{A}_\textbf{i} & \textbf{B}_\textbf{i} & \textbf{R}_\textbf{i} & \textbf{R}_\textbf{i} & \textbf{S}_\textbf{i} \\ \hline 0 & 0 & 0 & 0 & 0 & 0 \\ \hline 0 & 0 & 1 & 0 & 1 & 0 & 1 \\ \hline 0 & 1 & 1 & 1 & 1 & 0 & 0 \\ \hline 1 & 0 & 0 & 1 & 1 & 1 & 0 & 0 \\ \hline 1 & 1 & 1 & 0 & 1 & 1 & 0 & 0 \\ \hline 1 & 1 & 1 & 1 &$ A_i | B_i | R_{i-1} | R_i | S_i • Reminder: 0 0 0 0 0 0

0 0 1 0 1

0 1 0 0 1

0 1 1 1 0

1 0 0 0 1

1 0 1 1 0

1 1 0 1 0

1 1 1 0 1 0

1 1 1 1 1 1 $\begin{array}{cccccccc} 0 & 0 & 0 & 0 & 0 & 0 \\ \hline 0 & 0 & 1 & 0 & 1 & 0 \\ \hline 0 & 1 & 0 & 0 & 1 & 0 \\ \hline 1 & 0 & 0 & 0 & 1 & 1 & 0 \\ \hline 1 & 1 & 0 & 1 & 1 & 0 & 0 \\ \hline 1 & 1 & 1 & 1 & 1 & 1 & 1 \\ \hline 1 & 1 & 1 & 1 & 1 & 1 & 1 \\ \end{array}$ Truth table of a full adder for 1 bit. $0+0=0$ Carry 0 $0+1=1+0=1$ Carry 0 $1+1 = 0$ Carry 1 $1+1+1 = 1$ Carry 1

Implementation of a <u>full adder</u> with 3 \rightarrow 8 binary decoders.

$$
S_{i} = \overline{A}_{i} \cdot \overline{B}_{i} \cdot R_{i-1} + \overline{A}_{i} \cdot B_{i} \cdot \overline{R}_{i-1} + A_{i} \cdot \overline{B}_{i} \cdot \overline{R}_{i-1} + A_{i} \cdot B_{i} \cdot R_{i-1}
$$

\n**0 0 1 0 1 0 1 0 0 1 1 1 1**
\n
$$
R_{i} = \overline{A_{i}} B_{i} R_{i-1} + A_{i} \overline{B}_{i} R_{i-1} + A_{i} B_{i} \overline{R}_{i-1} + A_{i} B_{i} R_{i-1}
$$

Implementation of a <u>full adder</u> with 3 + 8 binary decoders.

We supose $A=A_i$, $B=B_i$, $C=R_{i-1}C$ Then:

$$
S_0 = \overline{A}.\overline{B}.\overline{C}, \qquad S_1 = \overline{A}.\overline{B}.\overline{C}, \qquad S_2 = \overline{A}.\overline{B}.\overline{C}, \qquad S_3 = \overline{A}.\overline{B}.\overline{C},
$$

$$
S_4 = A.\overline{B}.\overline{C}, \qquad S_5 = A.\overline{B}.\overline{C}, \qquad S_6 = A.\overline{B}.\overline{C}, \qquad S_7 = A.\overline{B}.\overline{C}
$$

$$
R_{i} = S3 + S5 + S6 + S7
$$

$$
S_{i} = S1 + S2 + S4 + S7
$$

 $R_i = S3 + S5 + S6 + S7$ $S_i = S1 + S2 + S4 + S7$ Implementation of a <u>full adder</u> with 3 \rightarrow 8 binary decoders. We supose $A=A_i$, $B=B_i$, $C=R_{i-1}C$ $\sum_{i=1}^{n}$ Then:

37

Synthesis of large binary decoders. Example: $3\rightarrow 8$ **Synthesis of large binary decoders.**
Example: $3\rightarrow 8$
• Using 2 decoders 3×8 to create a 4×16 decoder.
• Decoders with <u>enable inputs</u> can be combined to create larger decoders. **Synthesis of large binary decoders.**
Example: $3 \rightarrow 8$
• Using 2 decoders 3×8 to create a 4×16 decoder.
• Decoders with <u>enable inputs</u> can be combined to create larger decoders. **Synthesis of large binary decoders.**
Example: $3 \rightarrow 8$
• Using 2 decoders 3×8 to create a 4×16 decoder.
• Decoders with <u>enable inputs</u> can be combined to create larger decoders.
• For example, we can use 2 decode

-
- create larger decoders. Example: $3\frac{1}{2}$
Using 2 decoders 3×8 to create a
Decoders with <u>enable inputs</u> can
create larger decoders.
For example, we can use 2 decod
 4×16 decoder.
The fourth variable is used to action Using 2 decoders 3×8 to create a 4×16 dec
Decoders with <u>enable inputs</u> can be combined
create larger decoders.
For example, we can use 2 decoders 3×8 to 4×16 decoder.
The fourth variable is used to activa
- Using 2 decoders 3×8 to create a 4×16 decoder.

 Decoders with <u>enable inputs</u> can be combined to create larger decoders.

 For example, we can use 2 decoders 3×8 to create a 4×16 decoder.

 The fourt • Decoders with <u>enable inputs</u> can be combined to
create larger decoders.
• For example, we can use 2 decoders 3×8 to create a
 4×16 decoder.
• The fourth variable is used to activate one or the
other of the $3 \times$
-
- one of the two decoders at a time.

 $-4x16$ decoder

Synthesis of large binary decoders.

Example of decoder application

Example of decoder application
• The decoder is an essential component at the input of
the main memory. the main memory.

Example of decoder application

Example of decoder application

- It plays the opposite role of a decoder. It has : $I_1 \longrightarrow \top$ x
- **Binairy Encoder**
• It plays the opposite role of a decoder. It has : $\frac{I_0}{I_1}$
• 2ⁿ inputs. **Example: Encoder 4 > 2** $\frac{I_2}{I_3}$ Binairy Encorrence It plays the opposite role of a de

• 2ⁿ inputs. Example: Encorrence Numbers Numbers 2011 • 2^n inputs. **Example: Encoder 4** \rightarrow **2** \blacksquare \blacksquare
	-
- Binairy Encorrect Binairy

It plays the opposite role of a de

 2ⁿ inputs. Example: Encorrect N output.

For each input combination, its **EXECUTE:**

• It plays the opposite role of a decoder. It has : $\frac{1}{1}$

• 2^n inputs.

• **Example: Encoder 4>2**

• **Noutput.**

• For each input combination, its number (in binary)

will appear at the output. will appear at the output. • It plays the opposite role of a decoder. It has $: 1,$

• 2^n inputs.

• N output.

• N output.

• For each input combination, its number (in binary)

will appear at the output.

• A coder generates the binary code equ
- numbers of an activated input.
- 2ⁿ inputs. **Example: Encoder 4** \rightarrow **2** ^{I₁} \rightarrow ^I²
• N output.
• For each input combination, its number (in binary) will appear at the output.
• A coder generates the binary code equivalent to the numbers of a n of n standard inputs.

 I_0 –

 $\mathbf x$

y

- **Binairy Encoder**
• For example, if input I2 is active, it generates the output code 10. output code 10.
- For example, if input I2 is active, it generates the
output code 10.
• It is a device that performs the operation of a decoder:
only one input among **M** is activated at a time, which
corresponds to a binary number at the only one input among M is activated at a time, which corresponds to a binary number at the output. • It is a device that performs the operation of a decoder, it is a device that performs the operation of a decoder only one input among **M** is activated at a time, wh corresponds to a binary number at the output.
• A prio
- simultaneously, prioritizes one.

• Example: The truth table of an 8-to-3 encoder is

shown in the following figure: shown in the following figure:

The truth table of Encoder $8\rightarrow 3$

- Exemple:
- **Exemple:**
• The truth table of an 8-to-3 encoder is shown in the following figure: The outputs are obtained with OR gates following figure: The outputs are obtained with OR gates, **• Exemple:**

• The truth table of an 8-to-3 encoder is shot following figure: The outputs are obtained gates,

• For example, output $A_0 = 1$

When inputs 1, 3, 5, or 7 are 1. We then of
- When inputs 1, 3, 5, or 7 are 1. We then obtain the following equations:

$$
A_0 = D_1 + D_3 + D_5 + D_7
$$

- $A_1 = D_2 + D_3 + D_6 + D_7$
- $A_2 = D_4 + D_5 + D_6 + D_7$

- So, the 8-to-3 encoder can be implemented with three
3-input OR gates. 3-input OR gates.
- Note: Only one input must be activated at a time, otherwise, there will be an error.
- So, the 8-to-3 encoder can be implemented with three
3-input OR gates.
• <u>Note:</u> Only one input must be activated at a time,
otherwise, there will be an error.
• For example, If we simultaneously activate inputs D₃
an and D_6 , so $D_3 = D_6 = 1$, the output will be:

 $A_2 = 1$, $A_1 = 1$ et $A_0 = 1$, which would mean that input 7 is activated.

$$
A_0 = D_1 + D_3 + D_5 + D_7
$$

\n
$$
A_1 = D_2 + D_3 + D_6 + D_7
$$

\n
$$
A_2 = D_4 + D_5 + D_6 + D_7
$$

The truth table of this encoder is shown in the following figure:

The truth table of Encoder $8\rightarrow 3$

- **Binairy Encoder**
• To address this issue, we modify the encoder so that
the highest input has priority: **it's a priority encoder**.
- **EXECUTE:**

 To address this issue, we modify the encoder so that

the highest input has priority: **it's a priority encoder**.

 Example 2: The truth table of a 4-to-2 encoder is

shown in the figure. Note the use of don shown in the figure. Note the use of don't-care conditions. We also have a validation output: $V = 1$ if any of the inputs are 1, otherwise $V = 0$. The circuit is shown in the figure.

54

$$
X = \overline{I0}.\overline{I1}.(I2 + I3)
$$

$$
Y = \overline{I0}.(I1 + .\overline{I2}.I3)
$$

Transcoder

- Transcoder
• Combinational transcode circuits (also known as code converters) fall into 3 categories: converters) fall into 3 categories: Transcode

Combinational transcode circuit

converters) fall into 3 categories

• Encoders,

• Decoders, Transcode

Combinational transcode circuit

converters) fall into 3 categories

• Encoders,

• Transcoders. Transcode

Combinational transcode circuit

converters) fall into 3 categories

• Encoders,

• Transcoders.

All these logic circuits transform

their innuts in ano format (contract)
	-
	-
	-
- Combinational transcode circuits (also known as code

converters) fall into 3 categories:

 Encoders,

 Decoders,

 Transcoders.

 All these logic circuits transform information present

at their inputs in one format at their inputs in one format (code 1) into the same information present at their outputs in a different format (code 2).

Transcoder

-
- Transco
• We call:
• Encoder: a circuit with 2^n inp Encoder: a circuit with $2ⁿ$ inputs and $\frac{n}{2}$ outputs.
- **Franscoder**
• We call:
• Encoder: a circuit with 2^n inputs and $\frac{n}{2}$ or
• Decoder: a circuit with $\frac{n}{n}$ inputs and 2^n or **Transcoder**
• We call:
• Encoder: a circuit with 2^n inputs and $\frac{n}{2}$ outputs.
• Decoder: a circuit with $\frac{n}{n}$ inputs and 2^n outputs, where
only one is activated at a time. • Decoder: a circuit with n inputs and $2ⁿ$ outputs, where only one is activated at a time.
- We call:
• Encoder: a circuit with $\underline{2^n}$ inputs and <u>n</u> outputs.
• Decoder: a circuit with <u>n</u> inputs and $\underline{2^n}$ outputs, where
only one is activated at a time.
• Transcoder: any other code converter circuit diff from the previous ones, with P inputs and K outputs.

Example:

The implementation of a transcoder:

We want to perform a transcoding from BCD code to Excess-3 code.

The input and output numbers are expressed in 4 bits, and this transcoder will be able to convert all digits from 0 to 9 .

Solution: Step -1 in designing the transcoder: Writing the truth table:

- Transcoder BCD/EXESS-3
• Step 2 in designing the transcoder: Searching for and
simplifying the equations of the outputs:
S0=......, S1=....., S2=......, S3=...... simplifying the equations of the outputs: $S0 =$, $S1 =$, $S2 =$, $S3 =$ Transcoder BCD/EXESS-3

• Step - 2 in designing the transcoder: Searching for and

simplifying the equations of the outputs:
 $S0=......, S1=......, S2=......, S3=......$

• Step - 3 in designing the transcoder: Drawing the logic

diagram. **Franscoder BCD/EXESS-3**

• Step - 2 in designing the transcoder: Searching for and

simplifying the equations of the outputs:
 $SO=$, $S1=$, $S2=$, $S3=$

• Step - 3 in designing the transcoder: Dra
- diagram.
- 60 the 4 inputs of the transcoder, only 10 combinations will be used (to encode the 10 digits to be converted). The other 6 will never be present at the input of the transcoder. Crosses then appear in 6 cells of the Karnaugh maps of the outputs, which allows for a significant simplification of the logic equations.

62

Transcoder BCD/7 segments

63

Transcoder BCD/EXESS-3
• Note: Among the transcoders found in integrated circuits:
• Decimal / BCD transcoders (74147 circuit) Transcoder BCD/EXESS-3

-
-
- Transcoder BCD/EXESS-3
• Note: Among the transcoders found in integrated circ
• Decimal / BCD transcoders (74147 circuit)
• BCD / Decimal transcoders (7442, 7445, and 4028 circuits) Transcoder BCD/EXESS-3

• Note: Among the transcoders found in integrated circuits:

• Decimal / BCD transcoders (74147 circuit)

• BCD / Decimal transcoders (7442, 7445, and 4028 circuits)

• XS 3 / Decimal transcoders (7 circuits) Transcoder BCD/EXESS-3

• <u>Note:</u> Among the transcoders found in integrated

• Decimal / BCD transcoders (74147 circuit)

• BCD / Decimal transcoders (7442, 7445, and 402 circuits)

• XS 3 / Decimal transcoders (7443 circu
-
- Transcoder BCD/EXESS-3

 Note: Among the transcoders found in integrated circuits:

 Decimal / BCD transcoders (74147 circuit)

 BCD / Decimal transcoders (7442, 7445, and 4028

circuits)

 XS 3 / Decimal transcoders (circuit)
- Note: Among the transcoders found in integrated circuits:

 Decimal / BCD transcoders (74147 circuit)

 BCD / Decimal transcoders (7442, 7445, and 4028 circuits)

 XS 3 / Decimal transcoders (7443 circuit)

 Excess-4511 circuits) • BCD / Decimal transcoders (7442, 7445, and 4028

• XS 3 / Decimal transcoders (7443 circuit)

• Excess-3 Gray transcoders (Gray+3) / Decimal (7444

• circuit)

• DCB / 7-segment display transcoders (7448, 7511, 454

451 • XS 3 / Decimal transcoders (7443 circuit)
• Excess-3 Gray transcoders (Gray+3) / Decimal (7444 circuit)
• DCB / 7-segment display transcoders (7448, 7511, 4543
4511 circuits)
• 5-bit binary / DCB transcoders (74185 circu
-
-