## Machine Structure 02 Chapiter 01 Combinatorial Circuits

## Introduction and Recap

• To understand the operation of the main elements of a computer, such as the Arithmetic and Logic Unit (ALU).

You should have achieved the following objectives:

- 1. Describe the operation and properties of logic gates, simple combinational circuits such as <u>adders</u>, <u>decoders</u>, <u>multiplexers</u>, and <u>demultiplexers</u>...;
- 2. Use the theorems and identities of Boolean algebra to synthesize a circuit from its truth table and simplify the obtained result.

## Objectives

- Learn the structure of some commonly used combinational circuits (<u>half adder</u>, <u>full adder</u>, ...).
- Learn how to use combinational circuits to design other more complex circuits.

## 1. Combinatorial Circuits

- A combinatorial circuit is a digital circuit whose <u>outputs</u> depend only on the <u>inputs</u>.
- $S_i = F(E_i)$
- $S_i = F(E_1, E_2, ..., E_n)$



#### Block Diagram

• It is possible to use combinational circuits to **implement other more complex circuits.** 

## Examples of Combinational Circuits

- 1. Half Adder
- 2. Full Adder
- 3. Comparator
- 4. Multiplexer
- 5. Demultiplexer
- 6. Encoder
- 7. Decoder
- 8. Transcoder,,,,,

## Examples of Combinational Circuits

- In a computer, we can distinguish three different classes of combinational logic circuits.
- 1. Combinational circuits for arithmetic and logic operations, such as adders, subtractors, comparators, etc.
- 2. Combinational circuits for data <u>routing</u> and <u>transmission</u>, such as encoders, decoders, multiplexers, demultiplexers, etc.
- 3. Combinational circuits for coding and code conversion, such as transcoders, 7-segment displays, etc.

## Half Adder

• The <u>half adder</u> is a combinational circuit that allows for the arithmetic <u>sum of two numbers A</u> and <u>B</u>, each on <u>one</u> bit. At the output, we will have the <u>Sum S</u> and the <u>Carry R</u>

$$A \longrightarrow AD \longrightarrow S$$
$$B \longrightarrow R$$

To find the structure (the diagram) of this circuit, we first need to create its truth table.

 En binaire l'addition sur un seul bit se fait de la manière suivante:

$$\begin{cases} 0+0 = 00\\ 0+1 = 01\\ 1+0 = 01\\ 1+1 = 10 \end{cases}$$

dresser sa table de vérité :



• In binary, addition on a single bit is done as follows:

$$\begin{cases} 0+0 = 00\\ 0+1 = 01\\ 1+0 = 01\\ 1+1 = 10 \end{cases}$$

•The associated truth table:

Α	B	R	S
0	0		
0	1		
1	0		
1	1		

From the truth table, we can find...

$$R =$$

S =

• In binary, addition on a single bit is done as follows:

$$\begin{cases} 0+0 = 00\\ 0+1 = 01\\ 1+0 = 01\\ 1+1 = 10 \end{cases}$$

•The associated truth table:

Α	B	R	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

From the truth table, we can find...

S =

• In binary, addition on a single bit is done as follows:

$$\begin{cases} 0+0 = 00 \\ 0+1 = 01 \\ 1+0 = 01 \\ 1+1 = 10 \end{cases}$$

•The associated truth table:

Α	B	R	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

From the truth table, we can find...

$$R = A.B$$
$$S = \overline{A.B} + A.\overline{B} = A \oplus B$$

$$R = A.B$$
$$S = A \oplus B$$



## **Full Adder**

• In binary, when performing addition, <u>the incoming</u> <u>carry</u> must be taken into account.

## Full Adder : 1-Bit

- The full adder for one bit has 3 inputs:
  - $\geq$  <u>ai</u>: the first number on one bit.
  - $\blacktriangleright$  <u>bi</u>: the second number on one bit.
  - $\succ$  <u>**ri-1**</u>: the incoming carry on one bit.
- It has two outputs:
  - <u>Si:</u> the sum
  - <u>Ri:</u> the outgoing carry





#### **Create its truth table?**

## Truth table of a full adder for 1 bit

- It has **3 inputs**:
- 1. ai: the first number.
- 2. bi: the second number.
- 3. ri-1: the incoming carry.
- It has <u>2 outputs</u>:
- 1. Si: the sum
- 2. Ri: the outgoing carry

a <sub>i</sub>	b <sub>i</sub>	r <sub>i-1</sub>	r <sub>i</sub>	s <sub>i</sub>

#### Truth table of a full adder for 1 bit

a <sub>i</sub>	b <sub>i</sub>	r <sub>i-1</sub>	r <sub>i</sub>	s <sub>i</sub>
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		

$$S_i =$$
  
 $R_i =$ 

	a <sub>i</sub>	b <sub>i</sub>	r <sub>i-1</sub>	r <sub>i</sub>	s <sub>i</sub>
Truth table of a full adder for 1 bit		0	0		
		0	1		
	0	1	0		
[]	0	1	1		
0+0=0 Carry 0	1	0	0		
0+1 = 1 + 0 = 1 Carry 0 1+1 = 0 Carry 1 1+1+1 = 1 Carry 1	1	0	1		
	1	1	0		
	1	1	1		

$$S_i =$$
  
 $R_i =$ 

Truth table of a full adder for 1 bit		b <sub>i</sub>	r <sub>i-1</sub>	r <sub>i</sub>	s <sub>i</sub>
		0	0	0	0
		0	1	0	1
		1	0	0	1
	0	1	1	1	0
0+0=0 Carry 0	1	0	0	0	1
0+1 = 1 + 0 = 1 Carry 0 1+1 = 0 Carry 1 1+1+1 = 1 Carry 1	1	0	1	1	0
	1	1	0	1	0
	1	1	1	1	1

$$S_i =$$
  
 $R_i =$ 

	a <sub>i</sub>	b <sub>i</sub>	r <sub>i-1</sub>	r <sub>i</sub>	s <sub>i</sub>
Truth table of a full	0	0	0	0	0
adder for 1 bit	0	0	1	0	1
	0	1	0	0	1
	0	1	1	1	0
0+0=0 Carry 0	1	0	0	0	1
0+1 = 1 + 0 = 1 Carry 0 1+1 = 0 Carry 1 1+1+1 = 1 Carry 1	1	0	1	1	0
	1	1	0	1	0
	1	1	1	1	1

$$S_{i} = \overline{A}_{i}.\overline{B}_{i}.R_{i-1} + \overline{A}_{i}.B_{i}.\overline{R}_{i-1} + A_{i}.\overline{B}_{i}.\overline{R}_{i-1} + A_{i}.B_{i}.R_{i-1}$$
$$R_{i} = \overline{A}_{i}B_{i}R_{i-1} + A_{i}\overline{B}_{i}R_{i-1} + A_{i}B_{i}\overline{R}_{i-1} + A_{i}B_{i}R_{i-1}$$

If we want to simplify the equations, we obtain:

$$S_{i} = \overline{A}_{i} \cdot \overline{B}_{i} \cdot R_{i-1} + \overline{A}_{i} \cdot B_{i} \cdot \overline{R}_{i-1} + A_{i} \cdot \overline{B}_{i} \cdot \overline{R}_{i-1} + A_{i} \cdot B_{i} \cdot R_{i-1}$$

## $R_i = \overline{A_i} B_i R_{i-1} + A_i \overline{B_i} R_{i-1} + A_i \overline{B_i} \overline{R_{i-1}} + A_i B_i \overline{R_{i-1}} + A_i B_i \overline{R_{i-1}}$

If we want to simplify the equations, we obtain:  

$$S_{i} = \overline{A_{i}} \cdot \overline{B_{i}} \cdot R_{i-1} + \overline{A_{i}} \cdot B_{i} \cdot \overline{R_{i-1}} + \overline{A_{i}} \cdot \overline{B_{i}} \cdot \overline{R_{i-1}} + \overline{A_{i}} \cdot B_{i} \cdot R_{i-1}$$

$$S_{i} = \overline{A_{i}} \cdot (\overline{B_{i}} \cdot R_{i-1} + B_{i} \cdot \overline{R_{i-1}}) + \overline{A_{i}} \cdot (\overline{B_{i}} \cdot \overline{R_{i-1}} + B_{i} \cdot R_{i-1})$$

$$S_{i} = \overline{A_{i}} \cdot \mathbf{X} = \mathbf{B} \cdot \mathbf{B} \cdot \mathbf{R}_{i-1}$$

$$\mathbf{X} = \mathbf{B} \cdot \mathbf{B} \cdot \mathbf{R}_{i-1}$$

$$\mathbf{X} = \mathbf{B} \cdot \mathbf{B} \cdot \mathbf{R}_{i-1}$$

$$R_{i} = \overline{A_{i}}B_{i}\overline{R_{i-1}} + A_{i}\overline{B_{i}}\overline{R_{i-1}} + A_{i}B_{j}\overline{R_{i-1}} + A_{i}B_{j}\overline{R_{i-1}} + A_{i}B_{i}R_{i-1}$$

$$R_{i} = \overline{R_{i-1}}.(\overline{A_{i}}.B_{i} + A_{i}.\overline{B_{i}}) + A_{i}B_{i}(\overline{R_{i-1}} + A_{i}R_{i-1})$$

$$R_{i} = R_{i-1}.(A_{i} \oplus B_{i}) + A_{i}B_{i}$$

3.2 Diagram of a full adder





• We note that  $\underline{X}$  and  $\underline{Y}$  are the outputs of a half adder with inputs  $\underline{A}$  and  $\underline{B}$ . We observe that  $\underline{Z}$  and  $\underline{T}$  are the outputs of a half adder with inputs  $\underline{X}$  and  $\underline{Ri-1}$ .

# Comparison of a Half Adder with a Full Adder







## (Four) 4-Bits Adder

- A 4-bit adder is a circuit that performs the addition of two 4-bit numbers, A and B, where:
  - $\succ$  A(a3 a2 a1 a0)
  - ➢ B(b₃ b₂ b₁ b₀)
- Additionally, it takes into account the incoming carry. The output consists of the 4-bit result and the carry (5 bits in total). Therefore, the circuit has 9 inputs and 5 outputs.
- With 9 inputs, we have a total of **2**<sup>9</sup> = 512 combinations</sup>!!! How can we represent the truth table?
- We need to find a simpler and more efficient solution to design this circuit.

•When performing binary addition, we add bit by bit starting from the least significant bit, and each time we propagate the outgoing carry to the higher-order bit. Addition on a single bit can be accomplished using a full adder for 1 bit.



#### **Final Result**

(Four) 4-Bit Adder (Diagram)



- An odd (*number* not divided by two) parity generator is a function that returns 1 if the number of set bits is uncommon, and 0 otherwise.
- Define this function for a 4-bit word. Provide a logical circuit implementing this function.

- What is the parity bit?
- Definition: The parity bit, or check bit, is a bit added to a binary code to check whether the code has an even or odd number of 1s. In odd parity, the code must have an odd number of 1s.
- For example, the code 10011 has odd parity because there are three 1s.
- On the other hand, the code 101101 is said to have even parity because there are four 1s.

- Qu'est-ce que le bit de parité?
- Définition: Le bit de parité ou le bit de contrôle sont les bits ajoutés au code binaire pour vérifier si le code est en parité ou non, Dans le bit de parité impair, le code doit être dans un nombre impair de 1. Exemple, Le code: <u>10011</u>, à une parité impaire car il y a trois nombres de 1. Le code : <u>101101</u>, est dit à parité paire car il y a quatre nombres de 1.

• Correction: The formula for the 4-bit odd parity generator (P) obtained directly from the truth table is:

 $P = A \cdot \overline{B} \cdot \overline{C} \cdot \overline{D} + \overline{A} \cdot B \cdot \overline{C} \cdot \overline{D} + \overline{A} \cdot \overline{B} \cdot \overline{C} \cdot D + \overline{A} \cdot \overline{B} \cdot C \cdot \overline{D}$  $+ \cdots + \overline{A} \cdot B \cdot C \cdot D + A \cdot \overline{B} \cdot C \cdot D + A \cdot B \cdot \overline{C} \cdot D + A \cdot B \cdot \overline{C} \cdot D$ 

• which would result in a much too complicated circuit! We notice that for two bits,  $P = A \bigoplus B$ :



• The following circuits are deduced:



- Recall the principles of a half-adder and then a full-adder. Deduce from these principles a logical circuit that implements the <u>two's</u> complement on <u>n bits.</u>
- Correction: The half-adder has two inputs (x and y) and two outputs (R and S). S corresponds to the zeroth bit of the result of the binary addition of x and y, and R to the first bit (carry).


• Un additionneur complet s'obtient en enchaînant des demi-additionneurs de manière à propager correctement la retenue. On obtient selon le même principe le circuit effectuant un complément à deux :



37



• A full adder is obtained by chaining half adders together in such a way as to correctly propagate the carry. We obtain according to the same principle the circuit carrying out a two's complement:



38

# Comparator

- A comparator is an arithmetic circuit used to compare two binary numbers, A and B.
- The numbers A and B must have the same length (number of bits).
- We want to determine if  $\underline{A > B}$ ,  $\underline{A < B}$ , or  $\underline{A = B}$ . Therefore, the circuit provides a three-way answer.
- Our final circuit should produce three signals
  - $\underline{\mathbf{fs}}$  (active if A > B),
  - $\underline{\mathbf{fi}}$  (active if A < B), and
  - $\underline{\mathbf{fe}}$  (active if  $\mathbf{A} = \mathbf{B}$ )
- by taking signals A and B as inputs.

# Comparator

- It is a combinational circuit that allows comparison between two binary numbers, A and B.
- It has 2 inputs:
  - <u>A</u>: one bit
  - <u>B</u>: one bit
- It has 3 outputs:
  - <u>fe</u>: equality (A=B)
  - $\underline{\mathbf{fi}}$ : less than (A < B)
  - <u>fs</u>: greater than (A > B)



## Comparator

Truth table of a 1-bit comparator

Compile its truth table:

Α	В	fs	fe	fi	fr —
0	0				fi =
0	1				fe =
1	0				
1	1				

Α	В	fs	fe	fi	$f_{S} =$
0	0	0	1	0	fi =
0	1	0	0	1	fe =
1	0	1	0	0	
1	1	0	1	0	

Α	В	fs	fe	fi	$f_{\alpha} = \sqrt{D}$
0	0	0	1	0	fi =
0	1	0	0	1	fe =
1	0	1	0	0	
1	1	0	1	0	

Α	В	fs	fe	fi	$f_{\alpha} = \sqrt{D}$
0	0	0	1	0	$fi = \overline{AB}$
0	1	0	0	1	fe =
1	0	1	0	0	
1	1	0	1	0	

Α	В	fs	fe	fi	
0	0	0	1	0	f
0	1	0	0	1	fi fi
1	0	1	0	0	
1	1	0	1	0	

$$fs = \overline{A}.\overline{B}$$
$$fi = \overline{AB}$$
$$fe = \overline{AB} + AB =$$

Α	B	fs	fe	fi
0	0		1	0
U	U			U
0	1	0	0	1
1	0	1	0	0
1	1	0	1	0

$$fs = A.B$$
$$fi = \overline{AB}$$
$$fe = \overline{fs + fi}$$



48

• It allows the comparison between two numbers A (a2a1) and B (b2b1), each with two bits.



A2	A1	<b>B2</b>	B1	fs	fe	fi
0	0	0	0			
0	0	0	1			
0	0	1	0			
0	0	1	1			
0	1	0	0			
0	1	0	1			
0	1	1	0			
0	1	1	1			
1	0	0	0			
1	0	0	1			
1	0	1	0			
1	0	1	1			
1	1	0	0			
1	1	0	1			
1	1	1	0			
1	1	1	1			



2. A>B si

A2 > B2 ou (A2=B2 et A1>B1)  $fs = A2.\overline{B2} + (\overline{A2 \oplus B2}).(A1.\overline{B1})$ 

3. A<B si

A2 < B2 ou (A2=B2 et A1<B1)

$$fi = \overline{A2}.B2 + (\overline{A2 \oplus B2}).(\overline{A1}.B1)$$

<b>A2</b>	A1	<b>B2</b>	<b>B1</b>	fs	fe	fi
0	0	0	0	0	1	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	1	0	0
0	1	0	1	0	1	0
0	1	1	0	0	0	1
0	1	1	1	0	0	1
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	0	1	0
1	0	1	1	0	0	1
1	1	0	0	1	0	0
1	1	0	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	0	1	0

1. A=B si  
A2=B2 et A1=B1  

$$fe = (\overline{A2 \oplus B2}).(\overline{A1 \oplus B1})$$
  
2. A>B si  
A2 > B2 ou (A2=B2 et A1>B1)  
 $fs = A2.\overline{B2} + (\overline{A2 \oplus B2}).(A1.\overline{B1})$   
3. A**A2 < B2 ou (A2=B2 et A1**

 $fi = \overline{A2}.B2 + (\overline{A2 \oplus B2}).(\overline{A1}.B1)$ 

	A2	<b>A1</b>	<b>B2</b>	<b>B1</b>	fs	fe	fi
5	0	0	0	0	0	1	0
е	0	0	0	1	0	0	1
	0	0	1	0	0	0	1
	0	0	1	1	0	0	1
	0	1	0	0	1	0	0
	0	1	0	1	0	1	0
	0	1	1	0	0	0	1
	0	1	1	1	0	0	1
	1	0	0	0	1	0	0
	1	0	0	1	1	0	0
	1	0	1	0	0	1	0
	1	0	1	1	0	0	1
	1	1	0	0	1	0	0
	1	1	0	1	1	0	0
	1	1	1	0	1	0	0
	1	1	1	1	0	1	0

# Implementation of a 2-Bit Comparator using 1-bit Comparator

• It is possible to implement a 2-bit comparator using 1-bit comparators and logical gates. One comparator is used to compare the least significant bits, and another is used to compare the most significant bits. The outputs of these two comparators are combined to generate the final outputs of the overall comparator.



1. A=B si

A2=B2 et A1=B1

 $fe = (\overline{A2 \oplus B2}).(\overline{A1 \oplus B1}) = fe2.fe1$ 

2. A>B si

A2 > B2 ou (A2=B2 and A1>B1)

 $fs = A2.B2 + (A2 \oplus B2).(A1.B1) = fs2 + fe2.fs1$ 

3. A<B si

A2 < B2 ou (A2=B2 and A1<B1)

 $f_1 = \overline{A2.B2} + (\overline{A2 \oplus B2}).(\overline{A1.B1}) = f_12 + f_2.f_11$ 



# Comparator with cascading inputs

- We notice that:
  - If A2 > B2 then A > B
  - If A2 < B2 then A < B
- However, if A2 = B2, then we <u>need to consider</u> the comparison result of the least significant bits.
- To do this, we add to the comparator <u>inputs</u> that indicate the result of the previous comparison.
- These inputs are called <u>cascading inputs</u>.

A2	B2	Es	Eg	Ei	fs	fe	fs
A2>B2	2	X	X	X	1	0	0
A2 <b2< td=""><td>2</td><td>X</td><td>X</td><td>X</td><td>0</td><td>0</td><td>1</td></b2<>	2	X	X	X	0	0	1
		1	0	0	1	0	0
A2=B <sup>2</sup>	1	0	1	0	0	1	0
		0	0	1	0	0	1



fs= (A2>B2) ou (A2=B2).Es fi= (A2<B2) ou (A2=B2).Ei fe= (A2=B2).Eg

57





• Implement a 4-bit comparator using cascaded 2-bit comparators?

Definition: A multiplexer is a combinational logic circuit that has <u>2<sup>n</sup></u> inputs, <u>n</u> control inputs, and a <u>single</u> <u>output</u>. It allows <u>routing</u> the value of the input line specified by its control inputs to the output line.



• Synthesis of the circuit (8x1 multiplexer) example:

Inputs / Outputs



• Synthesis of the circuit (8x1 multiplexer) example:

Inputs / Outputs



• Synthesis of the circuit (8x1 multiplexer) example:

Inputs / Outputs



• Synthesis of the circuit (8x1 multiplexer) example:

**Inputs / Outputs** 



• Synthesis of the circuit (8x1 multiplexer) example:





• Synthesis of the circuit (8x1 multiplexer) example:

**Inputs / Outputs** 





• Synthesis of the circuit (8x1 multiplexer) example:

**Inputs / Outputs** 





• Synthesis of the circuit (8x1 multiplexer) example:

Inputs / Outputs





• Synthesis of the circuit (8x1 multiplexer) example:

Inputs / Outputs





• Synthesis of the circuit (8x1 multiplexer) example:

the truth table

$C_2$	$C_1$	$C_0$	S
0	0	0	Eo
0	0	1	<b>E</b> <sub>1</sub>
0	1	0	$E_2$
0	1	1	E3
1	0	0	E4
1	0	1	<b>E</b> <sub>5</sub>
1	1	0	E <sub>6</sub>
1	1	1	E7

logical functions

- $S = \overline{C_2} \cdot \overline{C_1} \cdot \overline{C_0} \cdot E_0 +$ 
  - $\overline{C_2}.\overline{C_1}.C_0.E_1 +$
  - $\overline{C_2}.C_1.\overline{C_0}.E_2 +$
  - $\overline{C_2}.C_1.C_0.E_3 +$
  - $C_2.\overline{C_1}.\overline{C_0}.E_4$  +
  - $C_2.\overline{C_1}.C_0.E_5 +$
  - $C_2.C_1.\overline{C_0}.E_6 +$

 $C_2.C_1.C_0.E_7$ 

- Synthesis of the circuit (8x1 multiplexer) example:
   logical functions
  - $S = \overline{C_2} \cdot \overline{C_1} \cdot \overline{C_0} \cdot E_0 +$ 
    - $\overline{C_2}.\overline{C_1}.C_0.E_1 +$
    - $\overline{C_2}.C_1.\overline{C_0}.E_2 +$
    - $\overline{C_2}.C_1.C_0.E_3 +$
    - $C_2.\overline{C_1}.\overline{C_0}.E_4 +$
    - $C_2.\overline{C_1}.C_0.E_5 +$
    - $C_2.C_1.\overline{C_0}.E_6 +$
    - $C_2.C_1.C_0.E_7$

- Synthesis of the circuit (8x1 multiplexer) example:
   logical functions the circuit diagram
  - $S = \overline{C_2} \cdot \overline{C_1} \cdot \overline{C_0} \cdot E_0 +$  $\overline{C_2}.\overline{C_1}.C_0.E_1 +$  $E_0$  $\overline{C_2}.C_1.\overline{C_0}.E_2 +$  $E_1$ E.,  $\overline{C_2}.C_1.C_0.E_3 +$  $E_3$  $C_2.\overline{C_1}.\overline{C_0}.E_4 +$ E4 .  $C_2.\overline{C_1}.C_0.E_5 +$ E. .  $C_2.C_1.\overline{C_0}.E_6 +$ E ..  $E_7$  $C_2.C_1.C_0.E_7$


#### Multiplexer

The multiplexer is a combinational <u>selector</u> circuit that has <u>2<sup>n</sup></u> data inputs, <u>n</u> control inputs, and a <u>single</u> <u>output</u>. Its role is to select, using control signals, one of the inputs and connect it to the output.

а	b	Z
0	0	K <sub>0</sub>
0	1	K <sub>1</sub>
1	0	K <sub>2</sub>
1	1	K <sub>3</sub>

#### Multiplexer

The multiplexer is a combinational <u>selector</u> circuit that has <u>2<sup>n</sup></u> data inputs, <u>n</u> control inputs, and a <u>single</u> <u>output</u>. Its role is to select, using control signals, one of the inputs and connect it to the output.

а	b	Z
0	0	K <sub>0</sub>
0	1	K <sub>1</sub>
1	0	K <sub>2</sub>
1	1	K <sub>3</sub>



#### Multiplexer $2 \rightarrow 1$

The multiplexer is a combinational <u>selector</u> circuit that has <u>2<sup>n</sup></u> data inputs, <u>n</u> control inputs, and a <u>single</u> <u>output</u>. Its role is to select, using control signals, one of the inputs and connect it to the output.



#### Multiplexer

Description of the behavior of the 2-to-1 multiplexer: The output  $\underline{S}$  takes on the value of the data input:

- <u>En1</u> when the selection input Com is active (logic level 1).
- <u>En2</u> when the selection input Com is inactive (logic level 0). The input <u>Com</u> thus directs either the information arriving from input <u>En1</u> or that arriving from input <u>En2</u>





#### Multiplexer

Description of the behavior of the 2-to-1 multiplexer: The output  $\underline{S}$  takes on the value of the data input:

- <u>En1</u> when the selection input Com is active (logic level 1).
- <u>En2</u> when the selection input Com is inactive (logic level 0). The input <u>Com</u> thus directs either the information arriving from input En1 or that arriving from input <u>En2</u>

to the output  $\underline{S}$ .



#### Multiplexer $4 \rightarrow 1$



S = C1.C0.(E0) + C1.C0.(E1) + C1.C0.(E2) + C1.C0.(E3)

#### Multiplexer $8 \rightarrow 1$



 $S = \overline{C2.C1.C0.(E0)} + \overline{C2.C1.C0(E1)} + \overline{C2.C1.C0(E2)} + \overline{C2.C1.C0(E3)} + \overline{C2.$  $C2.\overline{C1}.\overline{C0}(E4) + C2.\overline{C1}.C0(E5) + C2.C1.\overline{C0}(E6) + C2.C1.C0(E7)$ 

One can always generate any <u>logical functions</u> using multiplexers and basic logic gates. It is sufficient to connect the variables of the function to be generated to the various inputs of the multiplexer (standard inputs and control inputs). Example 1: Implement the following function  $F(A, B, C) = \overline{B}C + \overline{A}B^{-1}$  using an 8x1 multiplexer.



80

 $F(A, B, C) = \overline{B}C + \overline{A}B$   $F(A, B, C) = \overline{B}C(A + \overline{A}) + \overline{A}B(C + \overline{C})$   $F(A, B, C) = (\overline{A}\overline{B}C + A\overline{B}C) + (\overline{A}B\overline{C} + \overline{A}BC)$   $F(A, B, C) = \overline{A}\overline{B}C + \overline{A}B\overline{C} + \overline{A}BC + \overline{A}BC$ 



81













Logical functions using multiplexers:Example 1: Implement $F(A, B, C) = \overline{A} \cdot B + \overline{B} \cdot C$ The function using a 4x1 multiplexer.

Example 1: Implement the Function using a 4x1 multiplexer.

 $F(A, B, C) = \overline{A} \cdot B + \overline{B} \cdot C$   $F(A, B, C) = \overline{B} C + \overline{A} B$   $F(A, B, C) = \overline{B} C (A + \overline{A}) + \overline{A} B (C + \overline{C})$   $F(A, B, C) = (\overline{A} \cdot \overline{B} C + A \cdot \overline{B} \cdot C) + (\overline{A} \cdot B \cdot \overline{C} + \overline{A} \cdot B \cdot C)$   $F(A, B, C) = \overline{A} \cdot \overline{B} C + \overline{A} \cdot B \cdot \overline{C} + \overline{A} \cdot B \cdot C + \overline{A} \cdot B \cdot C$ 

Example 1: Implement the Function using a 4x1 multiplexer.

 $F(A, B, C) = \overline{A} \cdot B + \overline{B} \cdot C$   $F(A, B, C) = \overline{B} C + \overline{A} B$   $F(A, B, C) = \overline{B} C (A + \overline{A}) + \overline{A} B (C + \overline{C})$   $F(A, B, C) = (\overline{A} \cdot \overline{B} C + A \cdot \overline{B} \cdot C) + (\overline{A} \cdot B \cdot \overline{C} + \overline{A} \cdot B \cdot C)$   $F(A, B, C) = \overline{A} \cdot \overline{B} C + \overline{A} \cdot B \cdot \overline{C} + \overline{A} \cdot B \cdot C + \overline{A} \cdot B \cdot C$ 

Α	В	С	F(A,B,C)
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0

Example 1: Implement the Function using a 4x1 multiplexer.

 $F(A, B, C) = \overline{A} \cdot B + \overline{B} \cdot C$   $F(A, B, C) = \overline{B} C + \overline{A} B$   $F(A, B, C) = \overline{B} C (A + \overline{A}) + \overline{A} B (C + \overline{C})$   $F(A, B, C) = (\overline{A} \cdot \overline{B} C + A \cdot \overline{B} \cdot C) + (\overline{A} \cdot B \cdot \overline{C} + \overline{A} \cdot B \cdot C)$   $F(A, B, C) = \overline{A} \cdot \overline{B} C + \overline{A} \cdot B \cdot \overline{C} + \overline{A} \cdot B \cdot C + \overline{A} \cdot B \cdot C$ 

Α	В	С	F(A,B,C)
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0

Example 1: Implement the Function using a 4x1 multiplexer.

A	В	С	F(A,B,C)	
0	0	0 1	0	F = C
0	1 1	0 1	1 1	F = 1
1 1	0	01	0 1	F = C
1	1 1	0 1	0	F = 0

Example 1: Implement the Function using a 4x1 multiplexer.



Example 1: Implement the Function using a 4x1 multiplexer.



Example 1: Implement the Function using a 4x1 multiplexer.



Example 1: Implement the Function using a 4x1 multiplexer.



Example 1: Implement the Function using a 4x1 multiplexer.



Example 1: Implement the Function using a 4x1 multiplexer.



Example 1: Implement the Function using a 4x1 multiplexer.



• We need to use <u>two multiplexers</u>: the first one to implement the <u>sum</u> function and the other to provide the <u>carry</u>.

• We need to use <u>two multiplexers</u>: the first one to implement the <u>sum</u> function and the other to provide the <u>carry</u>.

a <sub>i</sub>	<b>b</b> <sub>i</sub>	r <sub>i-1</sub>	S <sub>i</sub>
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

101

• We need to use <u>two multiplexers</u>: the first one to implement the <u>sum</u> function and the other to provide the <u>carry</u>.

a <sub>i</sub>	<b>b</b> <sub>i</sub>	r <sub>i-1</sub>	S <sub>i</sub>	
0	0	0	0	Eo
0	0	1	1	E1
0	1	0	1	$E_2$
0	1	1	0	E <sub>3</sub>
1	0	0	1	E4
1	0	1	0	E <sub>5</sub>
1	1	0	0	E <sub>6</sub>
1	1	1	1	E7

• We need to use <u>two multiplexers</u>: the first one to implement the <u>sum</u> function and the other to provide the <u>carry</u>.

a <sub>i</sub>	b <sub>i</sub>	r <sub>i-1</sub>	r <sub>i</sub>
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

a <sub>i</sub>	b <sub>i</sub>	r <sub>i-1</sub>	S <sub>i</sub>	
0	0	0	0	Eo
0	0	1	1	E1
0	1	0	1	$E_2$
0	1	1	0	E <sub>3</sub>
1	0	0	1	E4
1	0	1	0	E <sub>5</sub>
1	1	0	0	$E_6$
1	1	1	1	E7

• We need to use <u>two multiplexers</u>: the first one to implement the <u>sum</u> function and the other to provide the <u>carry</u>.

a <sub>i</sub>	<b>b</b> <sub>i</sub>	r <sub>i-1</sub>	r <sub>i</sub>		a <sub>i</sub>	<b>b</b> <sub>i</sub>	r <sub>i-1</sub>	S <sub>i</sub>	
				·	0	0	0	0	Eo
0	0	0	0	Eo	0	0	1	1	F.
0	0	1	0	E1	0	1	0	1	5
0	1	0	0	$E_2$		1			E2
0	1	1	1	E3	0			0	E <sub>3</sub>
1	0	0	0	E	1	0	0	1	E4
1	0	1	1	Ec	1	0	1	0	E <sub>5</sub>
1				E	1	1	0	0	Ec
				6	1		1	1	-0
1	1	1	1	E <sub>7</sub>				I	E7

Implementation of the function for: the sum

 $S_{i} = \overline{A}_{i}.\overline{B}_{i}.\overline{R}_{i-1}(0) + \overline{A}_{i}.\overline{B}_{i}.R_{i-1}(1) + \overline{A}_{i}.B_{i}.\overline{R}_{i-1}(1) + \overline{A}_{i}.B_{i}.R_{i-1}(0) + A_{i}.\overline{B}_{i}.R_{i-1}(0) + A_{i}.\overline{B}_{i}.R_{i-1}(0) + A_{i}.\overline{B}_{i}.R_{i-1}(0) + A_{i}.B_{i}.R_{i-1}(1)$ 

We set : C2=A<sub>i</sub> C1=B<sub>i</sub> C0=R<sub>i-1</sub> E0=0, E1=1, E2=1, E3=0, E4=1, E5=0, E6=0, E7=1 So

 $S = \overline{C2.C1.C0}(E0) + \overline{C2.C1.C0}(E1) + \overline{C2.C1.C0}(E2) + \overline{C2.C1.C0}(E3) + C2.\overline{C1.C0}(E4) + C2.\overline{C1.C0}(E5) + C2.C1.\overline{C0}(E6) + C2.C1.C0(E7)$ 

Implementation of the function for: the carry

 $R_{i} = \overline{A_{i}B_{i}R_{i-1}}.(0) + \overline{A_{i}B_{i}R_{i-1}}.(0) + \overline{A_{i}B_{i}R_{i-1}}.(0) + \overline{A_{i}B_{i}R_{i-1}}.(1) + A_{i}B_{i}R_{i-1}.(1) + A_{i}B_{i}R_{i-1}.(1) + A_{i}B_{i}R_{i-1}.(1) + A_{i}B_{i}R_{i-1}.(1)$ We set : C2=A<sub>i</sub> C1=B<sub>i</sub> C0=R<sub>i-1</sub> E0=0, E1=1, E2=1, E3=0, E4=1, E5=0, E6=0, E7=1 So

 $S = \overline{C2.C1.C0}(E0) + \overline{C2.C1.C0}(E1) + \overline{C2.C1.C0}(E2) + \overline{C2.C1.C0}(E3) + C2.\overline{C1.C0}(E4) + C2.\overline{C1.C0}(E5) + C2.C1.\overline{C0}(E6) + C2.C1.C0(E7)$ 



107

#### Exercice

• Design the circuit that allows finding the maximum between two numbers A and B on one bit using the minimum number of logic gates and combinational circuits?